We have experimentally demonstrated structural advantages due to rounded corners of rectangular-like cross-section of silicon nanowire (SiNW) field-effect transistors (FETs) on on-current (I ON ), inversion charge density normalized by a peripheral length of channel cross-section 
Introduction
Aggressive scaling of the planar metal-oxide-semiconductor field-effect transistors (MOSFET) has encountered difficulties with suppression of the short channel effects (SCE), which induces an increase in off-state leakage current (I OFF ) to degrade the on-current/off-current ratio (I ON /I OFF ). A solution to suppress the SCE is an introduction of three-dimensional channel FETs for enhancement of the electrostatic controllability of the channel. Silicon nanowire (SiNW) FETs have the most effective channel controllability and nearly ideal off-characteristics have been experimentally demonstrated [1] . I ON enhancement of the SiNW FET has also been reported [2] . Higher I ON with lower I OFF is advantageous for realization of a low power supply voltage device and thus a low power consumption device application. The I ON is mainly attributed to the inversion charge density (Q inv ) and effective carrier mobility ( eff ) of the SiNW channel. The  eff of SiNW FET has been investigated in many institutes [3] [4] [5] and mainly focused on the surface orientations of the SiNW channel. We focused on structural effects of the SiNW channel on the electrical performance of SiNW FETs. In this work we fabricated the SiNW FETs with rectangular-like channel cross-section and planar SOI FETs on (100) SOI wafer simultaneously and electrically characterized, especially the I ON ,  eff and Q inv . We intensively analyzed structural advantages of rectangular cross-section SiNW FET. Experimental results suggested that corners in the rectangular cross-section played important roles on the enhancement of the electrical performances of the SiNW nFETs.
Device fabrication process
A (100)-oriented silicon-on-insulator (SOI) wafer was used as a starting material with the SOI layer and the buried oxide (BOX) layer thickness of 75 and 50 nm, respectively. The mesa-type Si fin with embedded source and drain (S/D) pad region with a silicon nitride hard mask of 50 nm formed by the low-pressure chemical vapor deposition on an oxide pad layer of 7 nm atop was oxidized in dry oxygen ambient at 1000 o C for 1 hour to form narrow SiNW channel. The silicon nitride layer prevents the oxidation and the resultant reduction of the SOI layer thickness of S/D region to avoid an unexpected increase in parasitic series resistance (R SD ). The sacrificial oxide was . The 2 nd spacer formation and the deep S/D ion implantation were performed (arsenic (20 keV) for the SiNW nFET with the channel width w NW of 9 nm, and phosphorus (5 keV) for the SiNW nFETs with w NW of 19, 28, and 39 nm and the planar SOI nFETs, and boron (4 keV) for pFETs) at the dose of 5×10 15 cm -2 . After a spike rapid thermal annealing process for an activation of the implanted dopants, a self-align nickel silicidation process was performed. An excessive silicidation of SiNW channel was not observed due to optimized process conditions [7, 8] . Post metallization dielectric with the thickness of 470 nm was deposited and finally the wafer was sintered in forming gas ambience. The schematic process flow is shown in figure 1 . A review scanning electron microscope (SEM) image of the SiNW FETs with the gate length L g of 65 nm and cross-sectional transmission electron microscope (TEM) images of SiNW channels are shown in figure 2. As the SiNW channel was formed by thermal oxidation in high-temperature, the corners have rounded shape [9] . The radius of corners (W c ) of sample A and B is 4 nm, whereas 6.5 nm of sample C based on the TEM images. The channel height (h NW ) and width (w NW ) in cross-section are summarized in the inset in the figure 2.
Results

Dc-characteristics of SiNW FETs
Typical output and transfer characteristics of the SiNW FETs (w NW =19 nm and h NW =12 nm) with the L g of 65 nm and the T ox of 3 nm are shown in figure 3 . A well-behaved transistor operation was confirmed for the both SiNW nFETs and pFETs. The on-current per wire of the SiNW nFET (w NW =19 nm and h NW =12 nm) was as high as 60 A, whereas 22A of the SiNW pFETs of the same OV =1.0 V, which is a difference of a gate voltage (V g ) and a threshold voltage (V th ), and drain voltage |V d |=1.0 V. As the w NW increases on-current per wire was also increased. After normalization of on-current per wire by the peripheral length of channel, the largest I ON of the narrowest SiNW nFET (w NW =19 nm and h NW =12 nm) was obtained. Among these, SiNW nFETs Parasitic series resistance of source/drain (R SD ) of SiNW FETs tends to become larger than that of planar devices [11] , which degrade the I ON . The R SD of SiNW FETs was evaluated applying a Chern's channel-resistance method (CRM) [12] to the SiNW FETs with the three different mask gate length (L mask ) of 550, 450, and 350 nm. We plotted the total resistance (R tot ) at the effective gate length of each device. Then, we fitted a straight line to R tot of the SiNW FETs with different gate length using least square method. Finally we obtained R SD at the intercept of the y-axis. Extracted R SD was summarized in figure 7 . The R SD of nFETs correspond to only 10 % of the total resistance (R tot ) for the SiNW nFET with the L g of 65 nm, owing to the process optimization for S/D formation.
It is worth noting that arsenic implantation instead of phosphorus results in about 10 times higher R SD , presumably due to the damages in the S/D region as well a the difference in the Ni silicide formation [13, 14] . On the other hand, the R SD of pFETs are much higher than that of nFETs. One reason of relatively low I ON compared with that of the SiNW nFETs in the previous section is the large R SD of the SiNW pFETs. A difference of the L mask and actual gate length (L) of SiNW pFETs obtained during the analysis using CRM was larger than L of the SiNW nFETs. We speculate the difference of L between the SiNW nFETs and the SiNW pFETs might suggest the difference of the dopant diffusion process into the SiNW channel between phosphorus and boron. The redistribution of boron during Ni silicidation process was also reported [15] and more process optimization is necessary for the SiNW pFETs.
On-current separation into a corner component and a flat surface component
In the previous section, the structural advantages of w NW on the I ON of the SiNW FET was 
Inversion charge of SiNW FETs at the on-state
Inversion charge density (Q inv ) and effective carrier mobility ( eff ) was experimentally extracted by advanced split-CV technique [16] applied to multi-channel SiNW FETs with a number of 64 wires to facilitate the measurement accuracy. The amount of inversion charge (Q) of SiNW channel was calculated as
, where C gc1 is the gate-to-channel capacitance (C gc ) of multi-channel SiNW (MSiNW) FET with larger L mask and C gc2 is the C gc of the MSiNW FET with smaller L mask . The inversion charge density Q inv at V g -V th =1.0 V for nFETs and Q inv at V g -V th =-1.0 V for pFETs were obtained, which is shown in figure 10 (a) . As the cross-sectional dimension increased, the amount of inversion charge increased. After normalization by unit channel area, largest Q inv was achieved with the SiNW FETs with the smallest w NW . The increase of inversion charge density was observed for both p-type and n-type SiNW FETs, which is shown in figure 10 
Effective carrier mobility evaluation of the SiNW FETs
The  eff of SiNW FETs was obtained using the advanced split-CV method [16] and results were calculated using the equations
where L is the difference of mask gate length (L mask ) between two transistors used for measurement. g d is the difference of the drain conductance, which is written as SD . Although the increase in the Q inv is observed for both nFETs and pFETs, the enhancement effect in the  eff was observed only for nFETs. The comparable  eff of SiNW pFETs with that of planar SOI pFETs is one reason of relatively low I ON of the pFETs. The extracted  eff around the corners of the SiNW nFETs are enormously large, which coincides with the experimental results of [17] . The channel surface orientation of corners is composed of various surface crystal orientations, which seems to degrade the surface carrier mobility of the corners [18] . However, the carrier mobility around corners obtained in this work is very large and even surpasses (100)-surface universal mobility [19] . The enhanced  eff around the corners might be due to volume inversion around corners. Our two-dimensional device simulation using almost the same structure as that in this work (w NW =19 nm, h NW =12 nm and w NW =28 nm, h NW =12 nm) resulted in 2.5 times as high inversion charge density around the corners, the peak density of which is 5. 
nm). 349
SiNW FET was fabricated with conventional CMOS process facilities. 
